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ABSTRACT
Data analytics systems commonly utilize in-memory query
processing techniques to achieve better throughput and
lower latency. Modern computers increasingly rely on Non-
Uniform Memory Access (NUMA) architectures in order to
achieve scalability. A key drawback of NUMA architectures
is that many existing software solutions are not aware of
the underlying NUMA topology and thus do not take full
advantage of the hardware. Modern operating systems are
designed to provide basic support for NUMA systems. How-
ever, default system configurations are typically sub-optimal
for large data analytics applications. Additionally, achiev-
ing NUMA-awareness by rewriting the application from the
ground up is not always feasible.
In this work, we evaluate a variety of strategies that aim
to accelerate memory-intensive data analytics workloads on
NUMA systems. We analyze the impact of different mem-
ory allocators, memory placement strategies, thread place-
ment, and kernel-level load balancing and memory manage-
ment mechanisms. Our findings indicate that the operating
system default configurations can be detrimental to query
performance. With extensive experimental evaluation we
demonstrate that methodical application of these techniques
can be used to obtain significant speedups in four common-
place in-memory data analytics workloads, on three different
hardware architectures. Furthermore, we show that these
strategies can speed up two popular database systems run-
ning a TPC-H workload.
Categories and Subject Descriptors
H.2.4 [Systems]: Query Processing
Keywords
NUMA, Memory Allocators, Memory Management, Con-
currency, Database Systems, Operating Systems
1. INTRODUCTION
The digital world is producing large volumes of data at
increasingly higher rates [76, 34, 68]. Data analytics sys-
tems are among the key technologies that power the in-
formation age. The breadth of applications that depend
on efficient data processing has grown dramatically. Main
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memory query processing systems have been increasingly
adopted, due to continuous improvements in DRAM capac-
ity and speed, and the growing demands of the data analyt-
ics industry [36]. As the hardware landscape shifts toward
greater parallelism and scalability, keeping pace with these
changes and maintaining efficiency are a key challenge.
The development of commodity CPU architectures con-
tinues to be influenced by various obstacles that hinder the
speed and quantity of processing cores that can be packed
into a single processor die [1]. The power wall motivated
the development of multi-core CPUs [22], which have be-
come the de facto industry standard. The memory wall [50,
65] is a symptom of the growing gap between CPU and
memory performance, and the bandwidth starvation of pro-
cessing cores that share the same memory controller. The
demand for greater processing power has pushed the adop-
tion of various decentralized memory controller layouts,
which are collectively known as non-uniform memory access
(NUMA) architectures. These architectures are widely pop-
ular in the server and high performance workstation mar-
kets, where they are used for compute-intensive and data-
intensive tasks. NUMA architectures are pervasive in multi-
socket and in-memory rack-scale systems. Recent develop-
ments have led to On-Chip NUMA Architectures (OCNA)
that partition the processor’s cores into multiple NUMA re-
gions, each with their own dedicated memory controller [52,
67]. It is clear that the future is NUMA, and that the soft-
ware stack needs to evolve and keep pace with these changes.
Although these advances have opened a path toward greater
performance, the burden of efficiently leveraging the hard-
ware has mostly fallen on software developers and system
administrators.
Although a NUMA system’s memory is shared among all
its processors, the access times to different portions of the
memory varies depending on the topology. NUMA systems
encompass a wide variety of CPU architectures, topologies,
and interconnect technologies. As such, there is no stan-
dard for what a NUMA system’s topology should look like.
Due to the variety of NUMA topologies and applications,
fine-tuning the algorithm to a single machine configuration
will not necessarily achieve optimal performance on other
machines. Given sufficient time and resources, applications
could be fine-tuned to the different system configurations
that they are deployed on. However, in the real world, this
is not always feasible. Therefore, it is desirable to pursue
solutions that can improve performance across-the-board,
without tuning the code.
In an effort to provide a general solution that speeds up
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applications on NUMA systems, some researchers have pro-
posed using NUMA schedulers that co-exist with the oper-
ating system (OS). These schedulers operate by monitoring
running applications in real-time, and managing thread and
memory placement [7, 15, 47]. The schedulers make deci-
sions based on memory access patterns, and aim to balance
the system load. However, some of these approaches are not
architecture or OS independent. For instance, Carrefour [13]
needs an AMD CPU based on the K10 architecture, in ad-
dition to a modified OS kernel. Moreover, researchers have
have argued that these schedulers may not be beneficial for
multi-threaded in-memory query processing [58]. A differ-
ent approach involves either extensively modifying or com-
pletely replacing the operating system. This is done with
the goal of providing a custom tailored environment for the
application. Some researchers have pursued this direction
with the goal of providing an operating system that is more
suitable for large database applications [24, 26, 27]. Custom
operating systems aim to reduce the burden on developers,
but their adoption has been limited due to the high pace of
advances in both the hardware and software stack. In the
past, researchers in the systems community proposed a few
new operating systems for multicore architecture, including
Corey [9], Barrelfish [3] and fos [80]. However, none of them
were adopted by the industry. We believe that any custom
operating system designed for data analytics will follow the
same trajectory. On the other hand, these efforts underscore
the need to investigate the impact of system and architec-
tural aspects on query performance.
In recent times, researchers in the database community
have started to pay attention to the issues with query perfor-
mance on NUMA systems. These researchers have favored
a more application-oriented approach that involves algorith-
mic tweaks to the application’s source code, particularly, in
the context of query processing engines. Among these works
some are static solutions that attempted to make query op-
erators NUMA-aware [66, 78]. Others are dynamic solu-
tions that focused on work allocation to threads using work-
stealing [45], data placement [39, 56] and task scheduling
with adaptive data repartitioning [60]. These approaches
can be costly and time-consuming to implement, and in-
corporating these solutions to commercial database engines
will take time. Regardless, our work is orthogonal to these
efforts, as we explore application-agnostic approaches to im-
prove query performance.
Software has been generally slow in adapting to shifts in
hardware architecture, such as NUMA. Inefficiencies in the
software stack are not always obvious, and the lack of effi-
cient hardware utilization has been easy to overlook in some
fields due to a greater focus on multitasking. One common
approach is to run multiple tasks (or virtual machines), and
give each task a slice of the hardware resources proportional
to its needs. This approach is not suitable for data analytics,
due to the size of the data, as well as the importance of query
throughput and latency. Processing large datasets in main
memory data analytics typically calls for a greater emphasis
on intra-query parallelism and hardware-awareness.
Main memory data analytics achieve high throughput by
leveraging data parallelism on very large sets of memory-
resident data, thus diminishing the influence of disk I/O.
However, applications that are not NUMA-aware do not
fully utilize the hardware’s potential [39]. Furthermore,
rewriting the application is not always an option. Solv-
ing this problem without extensively modifying the code
requires tools and tuning strategies that are application-
agnostic. In this work, we evaluate the viability of several
key approaches that aim to achieve this. In this context,
the impact and role of memory allocators have been under-
appreciated and overlooked. We demonstrate that signifi-
cant performance gains can be achieved by altering policies
that affect thread placement, memory allocation and place-
ment, and load balancing. In particular, we investigate 5
different workloads that prominently feature joins and ag-
gregations, arguably two of the most popular and compu-
tationally expensive workloads used in data analytics. Our
study covers the following aspects:
1. Dynamic memory allocators (Section 3.1)
2. Thread placement and scheduling (Section 3.2)
3. Memory placement policies (Section 3.3)
4. Operating system configuration: virtual memory page
size and NUMA load balancing (Section 3.4)
An important finding from our research is that the default
operating system environment can be detrimental to query
performance. For instance, the default Linux memory allo-
cator ptmalloc can perform poorly compared to other alter-
natives. Furthermore, with extensive experimental evalua-
tion, we demonstrate that it is possible to systematically uti-
lize application-agnostic (or black-box) approaches to obtain
speedups on a variety of in-memory data analytics work-
loads. We show that a hash join workload achieves a 3×
speedup on Machine C (see machine topologies in Figure 1
and specifications in Table 3), just from using the tbbmalloc
memory allocator. This speedup improves to 20× when we
utilize the Interleave memory placement policy and modify
the OS configuration. We also show that our findings can
carry over to other hardware configurations, by evaluating
the experiments on machines with three different hardware
architectures and NUMA topologies. Lastly, we show that
performance can be improved on two real database systems:
MonetDB and PostgreSQL. For example, MonetDB’s query
latency for the TPC-H workload is reduced by up to 20%
when overriding the memory allocator, and by 43% by ad-
justing the operating system configuration.
The main contributions of this paper are as follows:
• Categorization and analysis of the current state-of-the-
art strategies to improve application performance on
NUMA systems
• The first study on NUMA systems (to our knowledge)
that explores the combined impact of different memory
allocators, thread and memory placement policies, and
OS-level configurations, on data analytics workloads
• Extensive experimental evaluation, including different
workloads, machine architectures and topologies, pro-
filing and performance counters, and microbenchmarks
• An effective application-agnostic strategic plan to help
practitioners speed up memory-intensive applications
with minimal code modifications
The remainder of this paper is organized as follows: we
provide some background on the problem and elaborate on
the workloads in Section 2. In Section 3 we discuss the
strategies for improving query performance on NUMA sys-
tems. We present our setup and experiments in Section 4.
We categorize and discuss some of the related work in Sec-
tion 5. Finally, we conclude the paper in Section 6.
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Figure 1: Machine NUMA Topologies (machine specifications in Table 3)
Table 1: Experiment Workloads
Workload SQL Equivalent
W1)Holistic
Aggregation
(Hash-based) [51]
SELECT groupkey, MEDIAN(val)
FROM records
GROUP By groupkey;
W2)Distributive
Aggregation
(Hash-based) [51]
SELECT groupkey, COUNT(val)
FROM records
GROUP By groupkey;
W3)Hash Join [8] SELECT *
FROM table1 INNER JOIN table2
on table1.jkey = table2.fkey;
W4)Index Nested
Loop Join
(Different Indexes)
[46, 49, 61, 77]
CREATE INDEX idx_jkey
ON table1 (jkey);
SELECT COUNT(*)
FROM table1 INNER JOIN table2
on table1.jkey = table2.fkey;
W5)TPC-H [14] 22 queries that mimic business
questions on a decision support system.
Combination of joins and aggregations
2. BACKGROUND
A NUMA system is divided into several NUMA nodes.
Each node consists of one or more processors and their lo-
cal memory resources. Multiple NUMA nodes are linked
together using an interconnect to form a NUMA topology.
The topology of our machines is shown in Figure 1. A local
memory access involves data that resides on the same node,
whereas accessing data on any other node is considered a
remote access. Remote data travels over the interconnect,
and may need to hop through one or more nodes to reach its
destination. Consequently, remote memory access is slower.
In addition to remote memory access, contention is an-
other possible cause of sub-optimal performance on NUMA
systems. Due to the memory wall [1], modern CPUs are
capable of generating memory requests at a very high rate,
which may result in pressure on either the interconnect or
the memory controller [15]. Lastly, the abundance of hard-
ware threads in NUMA systems presents a challenge in terms
of scalability, particularly in scenarios with many concurrent
memory allocation requests. In Section 3, we explore strate-
gies which can be used to mitigate these issues.
2.1 Experiment Workloads
Our goal is to analyze the effects of NUMA on data analyt-
ics workloads, and show effective strategies to gain speedups
in these workloads. We have selected five workloads shown
in Table 1, to represent a variety of data operations that
are common in data analytics and decision support systems.
The implementation of these workloads is described in more
detail in Section 4.2. We now provide some background on
the experiment workloads.
Joins and aggregations are ubiquitous, essential data op-
erations used in many different applications. When use for
in-memory query processing, they are notable for stressing
the system’s memory bandwidth in addition to its capacity.
Joins and aggregations are essential components in analyt-
ical queries, and are frequently used in popular database
benchmarks, such as the TPC-H [14] benchmark.
A typical aggregation workload involves grouping tuples
by a designated grouping column and then applying an ag-
gregate function to each group. Aggregate functions are
divided into three categories: distributive, algebraic, and
holistic. Distributive functions, such as the Count function
used in W2 (see Table 1), can be decomposed and processed
in a distributed manner. This means that the input can
be split up, processed, and recombined to produce the final
result. Algebraic functions combine two or more distribu-
tive functions. For instance, Average can be broken down
into two distributive functions: Count and Sum. Holistic
aggregate functions, such as the Median function used in
W1, cannot be decomposed into multiple functions or steps.
These aggregate functions do not produce intermediate val-
ues, and each output tuple is the result of processing all of
the input tuples for its corresponding group. As a result,
these aggregate functions are more demanding on the mem-
ory system. W3 represents a hash join query. As described
in [8], the query joins two tables with a size ratio of 1:16,
which is designed to mimic common decision support sys-
tems. The join is performed by building a hash table on
the smaller table, and probing the larger table for match-
ing keys. W4 is an index nested loop join using the same
dataset as W3. The main difference between W3 and W4
is that W3 builds an ad hoc hash table to perform the join,
whereas W4 uses a pre-built in-memory index that accel-
erates lookups to one of the relations. W5 is a database
system workload, using the queries and datasets from the
TPC-H benchmark [14]. We evaluate W5 on two database
systems: MonetDB [53] and PostgreSQL [73].
3. IMPROVING QUERY PERFORMANCE
ON NUMA SYSTEMS
Achieving good performance on NUMA systems involves
careful consideration of thread placement, memory manage-
ment, and load balancing. We explore application-agnostic
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strategies that can be applied to the data analytics applica-
tion in either a black box manner, or with minimal tweaks to
the code. Some strategies are exclusive to NUMA systems,
whereas others may also yield benefits on uniform memory
access (UMA) systems. These strategies consist of: over-
riding the memory allocator, defining a thread placement
and affinity scheme, using a memory placement policy, and
changing the operating system configuration. In this sec-
tion, we describe these strategies and outline the options
used for each one.
3.1 Dynamic Memory Allocators
Dynamic memory allocators are used to track and man-
age dynamic memory during the lifetime of an application.
The performance impact of memory allocators is often over-
looked in favor of exploring ways to tweak the application’s
algorithms. It can be argued that this makes them one
of the most under-appreciated system components. Both
UMA and NUMA systems can benefit from faster or more
efficient memory allocators. NUMA systems typically con-
tain more processing cores, and are particularly sensitive to
performance penalties induced by memory access and cache
behavior. Key allocator attributes include allocation speed,
fragmentation, and concurrency. Most developers use the
default memory allocation functions to allocate or deallo-
cate memory (malloc/new and free/delete), and trust that
their library will perform these operations efficiently. In re-
cent years, with the growing popularity of multi-threaded
applications, there has been a renewed interest in memory
allocators, and several alternative allocators have been pro-
posed. Earlier iterations of malloc used a single lock which
serialized access to the global memory pool. Although recent
malloc implementations provide support for multi-threaded
scalability, there are now several competing memory allo-
cators that aim to reduce multi-threaded contention, and
memory consumption overhead. We evaluate the following
allocators: ptmalloc, jemalloc, tcmalloc, Hoard, tbbmalloc,
mcmalloc, and supermalloc.
3.1.1 ptmalloc
ptmalloc (pthreads malloc) is the memory allocator used
in the GNU C Library [72] (glibc), which is the standard C
library in most Linux distributions. It is based on dlmal-
loc [44] (Doug Lea’s Malloc). This allocator aims to attain
a balance between speed, portability, and space-efficiency.
ptmalloc supports multi-threaded applications by employ-
ing multiple mutexes to synchronize and protect access to
its data structures. The downside of this approach is the
possibility of lock contention on the mutexes. In order to
mitigate this issue, ptmalloc creates additional regions of
memory (arenas) for allocation tasks, whenever contention
is detected. A key limitation of ptmalloc’s arena allocation
is that memory can never move between arenas. As of glibc
version 2.26, which was released in 2017, ptmalloc employs a
per-thread cache for small allocations. This helps to reduce
lock contention by skipping access to the memory arenas
when possible. Due to differences in how the machines are
configured, we evaluate the versions of ptmalloc that shipped
with releases 2.27, 2.26, and 2.24 of the glibc library.
3.1.2 jemalloc
jemalloc [18] first appeared as a new SMP-aware mem-
ory allocator for the FreeBSD operating system, designed
by Jason Evans. It was later expanded and adapted for
other applications as a general purpose memory allocator.
When a thread requests memory from jemalloc for the first
time, it is assigned a memory allocation arena. For multi-
threaded applications, jemalloc will assign threads to dif-
ferent arenas in a round-robin fashion. In order to fur-
ther improve performance, this allocator also uses thread-
specific caches, which allows some allocation operations to
completely avoid arena synchronization. jemalloc divides
allocations into three size categories: small (up to 14KB),
large (16-3584KB), and huge (4MB+). Lock-free radix trees
track allocations across all arenas. jemalloc attempts to re-
duce memory fragmentation by packing allocations into con-
tiguous blocks of memory, and by re-using the first available
low address. This approach improves cache locality, but also
entails a risk of false sharing, which can hinder performance
and must be mitigated by application developers. jemalloc
provides a solution for this issue by allowing developers to
specify cache alignment when allocating memory. To better
support NUMA systems, jemalloc maintains allocation are-
nas on a per-CPU basis and associates threads with their
parent CPU’s arena. We use jemalloc version 5.1.0 for our
experiments.
3.1.3 tcmalloc
The tcmalloc [23] allocator was developed by Google, and
is included as part of the gperftools library. Its goal is to pro-
vide faster memory allocations in memory-intensive multi-
threaded applications. tcmalloc divides allocations into two
categories: large allocations and small allocations. Large
allocations use a central heap that is organized into con-
tiguous groups of pages called “spans”. Each span is de-
signed to fit multiple allocations (regions) of a particular
size class. Since all the regions in a span are of the same
size, only one metadata header is maintained for each span.
However, allocations from a size class cannot be allocated
inside spans for other classes. As a result, applications that
use many different classes may waste memory due to inef-
ficient utilization of the memory spans. The central heap
uses fine-grained locking on a per-class basis. As a result,
two threads requesting memory from the central heap can
do so concurrently, as long as their requests fall in differ-
ent class categories. Small allocations are served by private
thread-local caches and do not require any locking. We use
the version of tcmalloc included in gperftools 2.7.
3.1.4 Hoard
Hoard [5] is a standalone cross-platform allocator replace-
ment designed specifically for multi-threaded applications.
Hoard ’s main design goals are to provide memory efficiency,
reduce allocation contention, and prevent false sharing. At
its core, Hoard consists of a global heap (the “hoard”) that
is protected by a lock and accessible by all threads, as well
as per-thread heaps that are mapped to each thread using
a hash function. The allocator counts the number of times
that a thread has acquired the global heap lock in order to
decide if contention is occurring. Hoard also employs heuris-
tics to detect temporal locality, and uses this information to
fill cache lines with objects that were allocated by the same
thread, thus avoiding false sharing. Recent updates to Hoard
have increased the size of the per-thread heap, and reduced
the heap layer overhead. We evaluate Hoard version 3.13 in
our experiments.
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Figure 2: Memory Allocator Microbenchmark - Machine A
3.1.5 tbbmalloc
The tbbmalloc [40] allocator is included as part of the In-
tel Thread Binding Blocks (TBB) library [38]. It is based
on some of the concepts and ideas outlined in their prior
work on McRT-Malloc [31]. This allocator pursues better
performance and scalability for multi-threaded applications,
and generally considers increased memory consumption as
an acceptable tradeoff. In response to the issues with mem-
ory footprint, TBB 4.2 update 1 (released in 2014) allowed
developers to set a soft limit on the allocator’s memory con-
sumption. Reaching this limit triggers the allocator’s in-
ternal buffers to free their memory. Allocations in tbbmalloc
are supported by per-thread memory pools. If the allocating
thread is the owner of the target memory pool, no locking
is required. If the target pool belongs to a different thread
then the request is placed in a synchronized linked list, and
the owner of the pool will allocate the object. We used ver-
sion 2019 Update 4 of the TBB library for our experiments.
3.1.6 supermalloc
supermalloc [41] is a malloc replacement that synchro-
nizes concurrent memory allocation requests using hardware
transactional memory (HTM) if available, and falls back to
pthread mutexes if HTM is not available. It prefetches all
necessary data while waiting to acquire a lock in order to
minimize the amount of time spent in the critical section.
supermalloc uses homogeneous chunks of objects for alloca-
tions smaller than 1MB, and supports larger objects using
operating system primitives. In order to reduce conflicts be-
tween different class sizes, each class is a prime multiple of
the cache line size. Given a pointer to an object, its corre-
sponding chunk is tracked using a look up table. The chunk
table is implemented as a large 512MB array, but the al-
locator takes advantage of the fact that most of its virtual
memory will not be committed to physical memory by the
operating system. For our experiments, we use the latest
publicly released source code, which was last updated in
October 2017.
3.1.7 mcmalloc
mcmalloc [74] focuses on mitigating multi-threaded lock
contention by reducing calls to kernel space, dynamically ad-
justing the memory pool structures, and using fine-grained
locking. Similar to other allocators, it uses a global and lo-
cal (per-thread) memory pool layout. mcmalloc monitors
allocation requests, and dynamically splits its global mem-
ory pool into two categories: frequently used memory chunk
sizes, and infrequently used memory chunk sizes. Dedi-
cated homogeneous memory pools are created to support
frequently used chunk sizes. Infrequent memory chunk sizes
are handled using size-segregated memory pools. mcmalloc
reduces system calls by batching multiple chunk allocations
together, and by not returning memory to the OS when free
is called. We use the latest mcmalloc source code, which
was updated in March 2018.
3.1.8 Memory Allocator Microbenchmark
We now describe a multi-threaded microbenchmark that
we use to gain insight on the relative performance of these
memory allocators. The goal of the microbenchmark is to
answer the question: how well do these allocators scale up on
a NUMA machine? This experiment simulates a memory-
intensive workload with multiple threads utilizing the allo-
cator at the same time. Each thread completes 100 million
memory operations, consisting of allocating memory and
writing to it, or reading an existing item and then deal-
locating it. The distribution of allocation sizes is inversely
proportional to the size class (smaller allocations are more
frequent). We use two metrics to compare the allocators:
execution time, and memory allocation overhead. The ex-
ecution time gives an idea of how fast an allocator is, as
well as its efficiency when being used in a NUMA system
by concurrent threads. In Figure 2a, we vary the number
of threads in order to see how each allocator behaves un-
der contention. The results show that tcmalloc provides the
fastest single-threaded performance, but falls behind as the
number of threads is increased. Hoard and tbbmalloc show
good scalability, and outperform the other allocators by a
considerable margin. In Figure 2b, we show each allocator’s
overhead. This is calculated by measuring the amount of
memory allocated by the operating system (as maximum
resident set size), and dividing it by the amount of mem-
ory that was requested by the microbenchmark. This ex-
periment shows considerably higher memory overhead for
mcmalloc as the number of threads increases. Hoard and
tbbmalloc are slightly more memory hungry than the other
allocators. Based on these results, we omit supermalloc and
mcmalloc from subsequent experiments, due to their poor
performance in terms of scalability and memory overhead
respectively.
3.2 Thread Placement and Scheduling
Defining an efficient thread placement strategy is a well-
known and essential step toward obtaining better perfor-
mance on NUMA systems. By default, the kernel thread
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Table 2: Profiling holistic aggregation workload (W1) - Ma-
chine A (16 threads) - Impact of thread affinity - Default
(managed by operating system) vs Modified (Sparse thread
placement)
Metric Default Modified Diff
Thread Migrations 33196 16 -99.95%
Cache Misses 1450M 972M -32.95%
Local Memory
Access
367M 374M +2.06%
Remote Memory
Access
159M 108M -31.95%
Local Access Ratio 0.70 0.78 +10.77%
scheduler is free to migrate threads created by the program
between all available processors. The reasons for doing so in-
clude power efficiency and balancing the heat output of dif-
ferent processors. This behavior is not ideal for large data
analytics applications, and may result in significantly re-
duced query throughput. The thread migrations slow down
the program due to cache invalidation, as well as a likeli-
hood of moving threads away from their local data. The
combination of cache invalidation, loss of locality, and non-
deterministic behavior of the OS scheduler can result in wild
performance fluctuations (as depicted in Figure 3). Binding
threads to processor cores can solve this issue by preventing
the OS from migrating threads. However, deciding how to
place the threads requires careful consideration of the topol-
ogy, as well as the software environment.
A thread placement strategy details the manner in which
threads are assigned to processors. We explore two strate-
gies for assigning thread affinity: Dense and Sparse. A
Dense thread placement involves packing threads in as few
processors as possible. The idea behind this approach
is to minimize remote access distance and maximize re-
source sharing. In contrast, the Sparse strategy attempts
to maximize memory bandwidth utilization by spreading
the threads out among the processors. There are a vari-
ety of ways to implement and manage thread placement,
depending on the level of access to the source code and
the library used to provide multithreading. Applications
built on OpenMP can use the OMP PROC BIND and
OMP PLACES environment variables in order to fine-tune
thread placement at runtime. If none of the above options
are feasible, the numactl tool can be used to bind the appli-
cation process to a specific set of processors, but does not
prevent migrations within the set.
To demonstrate the impact of affinitization, we evaluate
workload W1 from Table 1, using Machine A shown in Fig-
ure 1. The workload involves building a hash table with
key-value pairs taken from a moving cluster distribution.
Figure 3 depicts 10 consecutive runs of this workload. The
runtime number of the default configuration (no affinity) is
expressed in relation to the affinitized configuration. The
results highlight the inconsistency of the operating system’s
default behavior. In the best case, the affinitized configura-
tion is several orders of magnitude faster, and the worst case
runtime is still around 27% faster. In order to gain a better
understanding of how each configuration affects the work-
load, we use the perf tool to measure several key metrics.
The results depicted in Table 2, show that the operating
system is migrating threads many times during the course
of a workload. The sparse affinity configuration prevents
migration-induced cache invalidation, which in turn reduces
cache misses. Furthermore, the stabilized thread placement
increases the ratio of memory accesses that are satisfied by
local memory, resulting in more bandwidth.
In Figure 4 we evaluate the sparse and dense thread affin-
ity strategies on workload W1, and vary the number of
threads. We also vary the dataset (see Section 4.2) in order
to ensure that the distribution of the data records is not
the defining factor. The goal of this experiment is to de-
termine if threads benefit from being on the same NUMA
node against utilizing a greater number of the system’s mem-
ory controllers. The sparse policy achieves better perfor-
mance when the workload is not using all available hard-
ware threads. This is due to the threads having access to
additional memory bandwidth, which plays a major role in
memory-intensive workloads. When all hardware threads
are occupied, the two policies perform almost identically.
Henceforth, we use the sparse configuration (when applica-
ble) for all our experiments.
3.3 Memory Placement Policies
Memory pages are not always accessed from the same
threads that allocated them. Memory placement policies
are used to control the location of memory pages in relation
to the NUMA topology. As a general rule of thumb, data
should be on the same node as the thread that processes it,
and sharing should be minimized. However, too much con-
solidation can lead to congestion of the interconnects, and
contention on the memory controllers. The numactl tool
applies a memory placement policy to a process, which is
then inherited by all its children (threads). We evaluate the
following policies: First Touch, Interleave, Localalloc, and
Preferred. We also use hardware counters to measure the
ratio of local to total (local+remote) memory accesses.
Modern Linux systems employ a memory placement pol-
icy called First Touch. In First Touch, each memory page
is allocated to the first node that performs a read or write
operation on it. If the selected node does not have suffi-
cient free memory, an adjacent node is used. This is the
most popular memory placement policy, and represents the
default configuration for most Linux distributions. Inter-
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leave places memory pages on all NUMA nodes in a round-
robin fashion. In some prior works, memory interleaving
was used to spread a shared hash table across all available
NUMA nodes [2, 43, 45]. In Localalloc, the memory pages
are placed on the same NUMA node as the thread perform-
ing the allocation. The Preferredx policy places all newly
allocated memory pages on node x. It will use other nodes
for allocation only when node x has run out of free space
and cannot fulfill the allocation.
3.4 Operating System Configuration
In this section, we outline two key operating system mech-
anisms that affect NUMA applications: Virtual Memory
Page Size (Transparent Hugepages), and Load Balancing
Schedulers (AutoNUMA). These mechanisms are enabled
out-of-the-box on most Linux distributions.
3.4.1 Virtual Memory Page Size
Operating system memory management works at the vir-
tual page level. Pages represent chunks of memory, and
their size determines the granularity of which memory is
tracked and managed. Most Linux systems use a default
memory page size of 4KB in order to minimize wasted space.
The CPU’s TLB caches can only hold a limited number of
page entries. When the page size is larger, each TLB en-
try spans a greater memory area. Although the TLB ca-
pacity is even smaller for large entries, the total volume of
cached memory space is increased. As a result, larger page
sizes may reduce the occurrence of TLB misses. Transparent
Hugepages (THP) is an abstraction layer that automates the
process of creating large memory pages from smaller pages.
Some prior works have found that larger memory pages can
improve query runtimes by reducing TLB misses [45, 66].
These findings are not universal however, as several prod-
uct documentations recommend disabling THP, including
the Red Hat Performance Tuning Guide [63], Oracle [55],
Redis [64], and MongoDB [32]. Other database systems,
such as VoltDB [70] will refuse to start until THP has been
disabled. Reasons cited include incompatibilities with ex-
isting memory management framework, increased memory
consumption, and additional swapping latency. The hard-
ware architecture also plays an important role, as the size of
the TLB cache varies between different CPU architecture.
On Linux machines, control over the page size is provided
by the Transparent Hugepages (THP) library. We evaluate
the effect of using 4KB (default) and 2MB memory pages.
3.4.2 Automatic NUMA Load Balancing
There have been several projects to develop NUMA-aware
schedulers that facilitate automatic load balancing. Among
these projects, Dino and AsymSched do not provide any
source code, and Numad is designed for multi-process load
balancing. Carrefour [15] provides public source code, but
requires an AMD CPU based on the K10 architecture (with
instruction-based sampling), as well as a modified operat-
ing system kernel. Consequently, we opted to evaluate the
AutoNUMA scheduler, which is open-source and supports
all hardware architectures. AutoNUMA was initially devel-
oped by Red Hat and later on merged with the Linux ker-
nel. It attempts to maximize data and thread co-location
by migrating memory pages and threads. AutoNUMA has
two key limitations: 1) workloads that utilize data sharing
can be mishandled as memory pages may be continuously
Table 3: Machine Specifications
System Machine A Machine B Machine C
CPUs/
Model
8×Opteron
8220
4×Xeon
E7520
4×Xeon
E7-4850 v4
CPU
Frequency
2.8GHz 2.1GHz 2.1GHz
Architecture
AMD
Santa Rosa
Intel
Nehalem
Intel
Broadwell
Physical/
Logical Cores
16/16 16/32 32/64
Last Level
Cache
2MB 18MB 40MB
4KB TLB
Capacity
L1:32×4KB
L2:512×4KB
L1:64×4KB
L2:512×4KB
L1:64×4KB
L2:1536×4KB
2MB TLB
Capacity
L1:8×2MB
-
L1:32×2MB
-
L1:32×2MB
L2:1536×2MB
NUMA
Nodes
8 4 4
NUMA
Topology
Twisted
Ladder
Fully
Connected
Fully
Connected
Relative
NUMA Node
Memory
Latency
Local: 1.0
1 hop: 1.2
2 hop: 1.4
3 hop: 1.6
Local: 1.0
1 hop: 1.1
Local: 1.0
1 hop: 2.1
Interconnect
Bandwidth
2GT/s 4.8GT/s 8GT/s
Memory
Capacity
16GB/node
128GB Total
16GB/node
64GB Total
768GB/node
3TB Total
Memory
Clock
800MHz 1600MHz 2400MHz
Operating
System
Ubuntu
16.04
Ubuntu
18.04
CentOS
7.5
Linux
Kernel
4.4
x86 64
4.15
x86 64
3.10
x86 64
C++ library
(glibc)
2.26 2.27 2.24
unnecessarily migrated between nodes 2) it does not fac-
tor in the cost of migration or contention, and thus aims
to improve locality at any cost. AutoNUMA has received
continuous updates, and is considered to be one of the most
well-rounded kernel-based NUMA schedulers. We use the
numa balancing kernel parameter to enable or disable this
NUMA scheduler.
4. EVALUATION
In this section, we describe our setup, and evaluate the
effectiveness of our techniques. In Section 4.1 we outline
the specifications of our machines, as well as the software
configuration. We begin by analyzing the impact of the
operating system configuration in Section 4.3. In Section 4.5
we evaluate these techniques on database engines running
TPC-H queries. We explore the effects of overriding the
default system memory allocator in Section 4.4. Finally, we
summarize our findings in Section 4.6.
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Table 4: Experiment Parameters (bolded values are used as
defaults)
Parameter Values
Experiment
Workload
W1) Holistic Aggregation [51]
W2) Distributive Aggregation[51]
W3) Hash Join [8]
W4) Index Nested Loop Join [46]
W5) TPC-H Query [14]
Thread
Placement Policy
None (operating system is free to
migrate threads), Sparse, Dense
Memory
Placement Policy
First Touch, Interleaved,
Localalloc, Preferredx
Memory Allocator ptmalloc, jemalloc, tcmalloc,
Hoard, tbbmalloc
Dataset
Distribution
Moving Cluster, Sequential,
Zipf, TPC-H Dataset
Operating System
Configuration
AutoNUMA on/off,
Transparent Hugepages
(THP) on/off
Hardware System Machine A, Machine B,
Machine C
4.1 Experimental Setup
We run our experiments on three machines based on com-
pletely different architectures. This is done to ensure that
our findings are not biased by a particular system’s char-
acteristics. The NUMA topologies of these machines are
depicted in Figure 1 and their specifications are outlined
in Table 3. We used LIKWID [30] to measure each sys-
tem’s relative memory access latencies, and the remainder
of the specifications were obtained from product pages, spec
sheets, and Linux system queries. Now we outline some
of the key hardware specifications for each machine. Ma-
chine A is an eight socket AMD-based server, with a to-
tal of 128GB of memory. As the only machine with eight
NUMA nodes, machine A provides us with an opportunity
to study NUMA effects on a larger scale. The twisted lad-
der topology shown in Figure 1a is designed to minimize
inter-node latency with three HyperTransport interconnect
links per node. As a result, Machine A has three categories
of memory access latencies, depending on number of hops
required to get from the origin to the destination of the
memory access. Each node contains an AMD Opteron 8220
CPU running at 2.8GHz and 16GB of memory. Each of
the Opteron 8220’s cores feature a 128KB L1 cache, and a
2MB L2 cache. Machine B is a quad-socket Intel server with
four NUMA nodes and a total memory capacity of 64GB.
The NUMA nodes are fully connected, and each node con-
sists of an Intel Xeon E7520 CPU running at 1.87GHz, and
16GB of memory. Each core in the Xeon E7520 features a
256KB L1 and 1MB L2 cache, and an 18MB L3 cache that
is shared between all cores. Lastly, Machine C contains four
sockets populated with Intel Xeon E7-4850 v4 processors.
Each processor constitutes a NUMA node with 768MB of
memory, providing a total system memory capacity of 3TB.
The NUMA nodes of this machine are fully connected. Each
processor is equipped with 40MB of L3 cache that is shared
between all cores, and each core features 256KB of L2 cache
and 64KB of L1 cache.
The code for all our experiments is written in C++ and
compiled using GCC 7.3.0 with the -O3 and -march=native
flags. Likewise, all dynamic memory allocators are synchro-
nized to the same versions, and compiled from source on
each machine. Machines B and C are owned and main-
tained by external parties, and are based on different Linux
distributions. Unless otherwise noted, all experiments are
configured to utilize all available hardware threads.
4.2 Datasets and Implementation Details
In this section, we outline the datasets and codebases used
for the experiments. We use well-known synthetic datasets
outlined in prior work as the basis for all of our experiments
[12, 8, 14]. Unless otherwise noted, all workloads operate on
datasets that are stored in memory resident data structures,
and any impact from disk I/O is not measured in our results.
The aggregation workloads (W1 and W2) evaluate a typ-
ical hash-based aggregation query, based on a state-of-the-
art concurrent hash table [48], which is implemented as a
shared global hash table [51]. The datasets used for the
aggregation workloads are based on three different data dis-
tributions: Moving Cluster, Sequential, and Zipfian. In the
Moving Cluster dataset, the keys are chosen from a window
that gradually slides. The Moving Cluster dataset provides
a gradual shift in data locality that is similar to workloads
encountered in streaming or spatial applications. In the se-
quential dataset, we generate a series of segments that con-
tain multiple number sequences. The number of segments is
equal to the group-by cardinality, and the number of records
in each segment is equal to the dataset size divided by the
cardinality. This dataset mimics transactional data where
the key incrementally increases. In the Zipfian dataset, the
distribution of the keys is skewed using Zipf’s law [57]. We
first generate a Zipfian sequence with the desired cardinal-
ity c and Zipf exponent e = 0.5. Then we take n random
samples from this sequence to build n records. The Zipfian
distribution is used to model many big data phenomena,
such as word frequency, website traffic, and city population.
For all aggregation datasets, the number of records is 100
million, and the group-by cardinality is one million.
The join workloads (W3 and W4) evaluate a typical join
query involving two tables. W3 is a non-partitioning hash
join, using the code and dataset from [8]. The dataset con-
tains two tables sized at 16 million and 256 million tuples,
and is designed to simulate a decision support system. W4 is
an index nested loop join, and uses the same dataset as W3.
We evaluated several in-memory indexes for this workload,
including ART [46] which is based on the concept of a Radix
tree and is used in the HyPer [36] database, MassTree [49]
is a key-value store which uses an indexing technique that
is a hybrid of B+Tree and trie, and an in-memory Skip List
implementation [61, 77].
We evaluate a TPC-H workload (W5) on the Mon-
etDB [53] (version 11.33.3) and PostgreSQL [73] (version
11.4) databases. MonetDB is an open-source columnar store
that uses memory mapped files with demand paging and
multiple worker threads for its query processing. Post-
greSQL is an open-source row store that uses a volcano-style
query processing model. We configured PostgreSQL with a
42GB buffer pool. This workload uses version 2.18 of the in-
dustry standard TPC-H dataset specifications. The dataset
is designed to mimic a decision support system with eight
tables, and is paired with a set of queries which answer typ-
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Figure 5: Impact of operating system configuration (AutoNUMA and THP) on memory placement policies and memory
allocators - Holistic Aggregation Workload (W1)
ical business questions. Our experiment involves running all
22 queries using a dataset scale factor of 20. We then mod-
ify the operating system configuration and run all 22 queries
again. Finally, we use Query 5 as a basis for our memory
allocator experiment, as it provides a good combination of
both joins and aggregation.
The experimental parameters are shown in Table 4. Un-
less otherwise noted, we use the maximum number of
threads supported by each machine. In the synthetic work-
loads (W1-W4), we measure workload execution time using
the timer from [8]. In the TPC-H workload (W5), we use
each database system’s built-in query timing feature.
4.3 Operating System Configuration Experi-
ments
In this section, we evaluate three key operating system
mechanisms that affect NUMA behavior: NUMA Load Bal-
ancing (AutoNUMA), Transparent Hugepages (THP), and
the system’s memory placement policy. To determine if
these variables are affected by other experiment parameters,
we also examine the impact of hardware architecture, and
the interraction between THP and memory allocators.
4.3.1 AutoNUMA Load Balancing Experiments
In Figures 5a and 5b, we evaluate W1 and toggle the state
of AutoNUMA Load Balancing between On (the system de-
fault) and Off. The results in Figure 5a show that AutoN-
UMA worsens runtime for the First Touch, Interleave, and
Localalloc memory placement policies. Only the Preferred0
memory placement policy shows an improvement in run-
time with AutoNUMA enabled. The Preferred0 policy tries
to allocate memory from NUMA node 0, which is why it
benefits the most from AutoNUMA load balancing. These
results were obtained using W1 on Machine A, but we ob-
served very similar results on the other workloads and ma-
chines. AutoNUMA had a significantly detrimental effect
on runtime. The best overall approach is to use memory in-
terleaving and disable AutoNUMA. The Local Access Ratio
(LAR) shown in Figure 5b specifies the ratio of memory ac-
cesses that were satisfied with local memory [15] compared
to all memory accesses. For example, on our eight node ma-
chine, we expect interleaving to result in an average LAR of
100/8 = 12.5%, which is close to our measurement of 17%.
AutoNUMA’s main goal is to improve the LAR by. These
results highlight the value of modifying these parameters,
as First Touch with load balancing (system default) is 86%
slower than Interleave without load balancing.
4.3.2 Transparent Hugepages Experiments
Next we evaluate the effect of the Transparent Hugepages
(THP) configuration, which automatically merges groups of
4KB memory pages into 2MB memory pages. As shown in
Figure 5c, THP’s impact on the workload execution time
ranges from detrimental in most cases to a negligible ef-
fect in other cases. As THP alters the composition of the
operating system’s memory pages, support for THP within
the memory allocators is the defining factor on whether it
is detrimental to performance. tcmalloc, jemalloc, and tbb-
malloc are currently not handling THP well. We hope that
future versions of these memory allocators will rectify this
issue out-of-the-box. Although most Linux distributions en-
able THP by default, our results indicate that it is generally
worthwhile to disable THP for data analytics workloads.
4.3.3 Hardware Architecture Experiments
Here we show how the performance of data analytics ap-
plications running on different machines with different hard-
ware architectures is affected by the memory placement
strategies. For all machines, the default configuration uses
the First Touch memory placement, and both AutoNUMA
and THP are enabled. The results depicted in Figure 5d
show that Machine A is slower than Machine B when both
machines are using the default configuration. However, us-
ing the Interleave memory placement policy, and disabling
the operating system switches allows Machine A to outper-
form Machine B by up to 15%. Machine A shows the most
significant improvement from operating system and memory
placement policy changes, and the workload runtime is re-
duced by up to 46%. The runtime for Machine C is reduced
by up to 21%. The performance improvement on Machine
B is around 7%, which is fairly modest compared to the
other machines. Although Machines B and C have a similar
inter-socket topology, the relative local and remote memory
access latencies are much closer in Machine B (see Table 3).
This, along with other hardware differences, plays a signif-
icant role in the benefit gained from altering the memory
placement policy. Henceforth, we run our experiments with
AutoNUMA and THP disabled, unless otherwise noted.
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4.4 Memory Allocator Experiments
In Section 3.1.8, we used a memory allocator microbench-
mark to show that there are significant differences in both
multi-threaded scalability and memory consumption over-
head. In this section, we explore the performance impact of
overriding the system default memory allocator, using four
in-memory data analytics workloads. These experiments
aim to reveal the relationship between workload, hardware
architecture, and memory allocator.
4.4.1 Hashtable-based Experimental Workloads
In Figure 6, we show our results for the holistic aggre-
gation (W1), distributive aggregation (W2), and hash join
(W3) workloads, running on each of our three machines.
In addition to the memory allocators, we vary the mem-
ory placement policies for each workload. The results show
significant runtime reductions on all three machines, par-
ticularly when using tbbmalloc in conjunction with the In-
terleave memory placement policy. The holistic aggregation
workload (W1) shown in Figure 6a to 6c extensively uses
memory allocation during its runtime to store the tuples for
each group and calculate their aggregate value. Utilizing
tbbmalloc reduced the runtime of W1 by up to 62% on ma-
chine A, 83% on machine B, and 72% on machine C, com-
pared to the default allocator (ptmalloc). The results for
the join query (W3) depicted in Figures 6e to 6g also show
significant improvements, with tbbmalloc reducing workload
execution time by 70% on machine A, 94% on machine B,
and 92% on machine C. The distributive aggregation query
(W2) shown in Figure 6h does not gain much of a benefit,
as it calculates a running count using a hash table, and is
therefore comparatively light on memory allocation.
4.4.2 Impact of Dataset Distribution
The performance of query workloads and memory alloca-
tors can be sensitive to the access patterns induced by the
dataset distribution. The datasets are the same size and
their key differentiating factor is the way their records are
distributed (see Section 4.2 for more information). In our
previous figures, we used the Heavy Hitter dataset as the
default dataset for W1. In Figure 6d, we vary the dataset
to see if overriding the default memory allocator is still ben-
eficial. With the exception of the Hoard allocator, all of the
alternative memory allocators improve W1’s runtime on the
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Figure 9: Effect of memory allocator on TPC-H query la-
tency - MonetDB - Machine A
Zipf and Sequential datasets. In particular, jemalloc and
tbbmalloc provide the largest benefits.
4.4.3 Effect on In-memory Indexing
The index used to accelerate the nested loop join work-
load (W4) plays a major role in determining its efficiency.
Although there are many data structures that could be used
for indexing, efficient concurrency is less trivial to imple-
ment. In Figure 7a, we evaluate the time to build the index
and the time to run the join workload for three in-memory
indexes: ART [46], Masstree [49], and Skip List [77]. Based
on the results, we select ART as the index with the best
overall performance. In W4, we are interested in the join
time, given a pre-built index. We included the build time
as an interesting sidenote, since ART performs well in this
regard as well. In Figure 7b, we show the beneficial effect
of overriding the memory allocators for W4 when using the
ART index. The reduction in runtime is substantial, par-
ticularly with the jemalloc memory allocator, and further
performance gains are obtained from memory interleaving.
4.5 Database Engine Experiments
In this section, we analyze the the TPC-H workload (W5)
on two database systems. Measuring NUMA-related effects
on database systems like MonetDB or PostgreSQL is more
difficult compared to synthetic workloads, as the database
systems are loading data on demand from the disk rather
than keeping all the data memory resident. To ensure fair
results, we clear the page cache before running the workload
and report the average runtime, after disregarding the first
(cold) run. In a similar vein to the other experiments, we
evaluated the impact of the operating system configuration,
memory placement policies, and memory allocators. First
we ran all 22 TPC-H queries, and calculated the query la-
tency reduction caused by disabling AutoNUMA and THP,
compared to the system default. The results depicted in
Figure 8 show that MonetDB’s query latencies improved be-
tween 2% and 43%, with an average improvement of 14.5%.
The results for PostgreSQL are less impressive, with an av-
erage improvement of 3% and five queries taking longer to
complete. We believe this is due to PostGreSQL’s rigid
multi-process query processing approach. Next we evalu-
ate the effect of memory allocator overriding on MonetDB.
To do so, we selected queries 5 and 18 due to their usage of
both joins and aggregation. The results shown in Figure 9a
indicate that tbbmalloc can provide an average query latency
reduction of up to 12% for Query 5, and 20% for Query 18,
compared to ptmalloc.
4.6 Summary
The strategies outlined in this paper, when carefully ap-
plied, can significantly speed up data analytics workloads
without the need for modifying the application source code.
The effectiveness and applicability of these strategies to a
workload depend on several factors. Starting with the op-
erating system configuration, we showed that the default
settings for AutoNUMA and THP can have a significant
detrimental effect on performance. AutoNUMA’s overhead
has proven to be too costly for multi-threaded data analyt-
ics workloads. THP provides no benefit to these workloads
because they rely on random rather than contiguous mem-
ory access patterns. Furthermore, some memory allocators
do not support THP, potentially resulting in dramatic per-
formance drops. Although root access is required to access
the AutoNUMA setting, we observed that that the Inter-
leave memory policy (which can be used by a regular user)
can largely nullify AutoNUMA’s negative impact. We noted
in our evaluation that the effects of the memory placement
policies are less pronounced when AutoNUMA is disabled,
with Machine A obtaining the most benefit from interleaved
memory placement. Different dynamic memory allocators
have targeted different use cases and systems, and our mi-
crobenchmark showed significant differences in terms of scal-
ability and efficiency. In our evaluation, we demonstrated
that these differences translate into real gains in data analyt-
ics workloads. Deciding whether to use an alternative mem-
ory allocator depends on the answer to the following ques-
tion: does my workload frequently involve multiple threads
concurrently allocating memory? If the answer is yes, then
memory allocators are an avenue worth exploring for the ap-
plication. We believe the combination all of these findings
can provide guidance to developers and practitioners.
5. RELATED WORK
The rising demand for high performance parallel comput-
ing has motivated many works on leveraging NUMA archi-
tectures. We now explore some of works in this context that
are relevant to query processing and data analytics.
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In [37], Kiefer et al. evaluated the performance impact
of NUMA effects on multiple independent instances of the
MySQL database system. They explored several experiment
parameters, including different thread and memory assign-
ment strategies. The authors noted that cache locality and
remote access can be harmful to query performance.
In recent years, there have been several projects to design
load balancing approaches that can automatically improve
NUMA system performance in an application-agnostic man-
ner. These approaches generally focus on improving perfor-
mance by altering the process and/or memory placement.
Many researchers have pursued the philosophy that tuning
applications for better NUMA performance should be possi-
ble without modifying the code. There are two subcategories
of this research in this area: (a) load balancing daemons that
co-exist with existing operating systems and provide guided
thread scheduling and memory management, b) custom op-
erating systems designed for multicore architectures and/or
database system. Some examples of the first category in-
clude Dino [7], Carrefour [15], AsymSched [47], Numad [62],
and AutoNUMA [62]. These schedulers have been shown to
improve performance in some cases, particularly on systems
running multiple independent processes. However, other re-
searchers have claimed that these schedulers do not provide
much benefit for multi-threaded in-memory query process-
ing applications [58, 66].
The effects of operating system behavior on data process-
ing workloads have led some researchers to pursue the cre-
ation of custom-tailored operating systems for database ap-
plications [24, 27, 25, 26]. For example, Giceva et al. [27]
developed a light-weight kernel for the Barrelfish [4] operat-
ing system. This modified operating system is designed to
provide the minimal requirements to run a database system.
The authors propose the option for task-based scheduling.
Unlike threads, tasks are given dedicated access to a pro-
cessor, and they will not be interrupted or preempted by
the operating system. The authors demonstrated runtime
improvements for three graph processing queries, when run
inside a noisy multi-programming environment.
Another approach is to integrate NUMA-oriented features
into data structures, but leave the application of these fea-
tures up to the developer. This solution is not automatic,
but can make it easier for developers to adapt their appli-
cation to different target systems. Psaroudakis et al. [59]
propose a smart array that has several NUMA-oriented fea-
tures baked into the data structure. The smart array can be
configured to replicate itself across multiple NUMA nodes,
interleave its data, or relocate to a particular node.
Some works have explored application-oriented ap-
proaches that fine-tune query processing algorithms to the
hardware. Wang et al. [78] proposed an aggregation al-
gorithm for NUMA systems, based on radix partitioning.
Our concurrent aggregation implementation is similar to the
shared aggregation (SA) approach described in their work,
which allows parallel instances to share a global hash ta-
ble, and leverages task stealing for improved load balanc-
ing. Hash joins typically follow similar a pattern to hash-
based aggregation, and are affected by many of the chal-
lenges that affect aggregation on NUMA systems. Leis et al.
[45] presented a NUMA-aware parallel scheduling algorithm
for hash joins. Their approach uses dynamic task stealing
in order to deal with dataset skew. Schuh et al. [66] con-
ducted an in-depth analysis of thirteen main memory join
algorithms on a NUMA system. The authors conducted a
theoretical and empirical analysis of the algorithms. They
concluded that partitioning is required to achieve good per-
formance, unless the probe relation is highly skewed. How-
ever, the authors only considered skew on the probe rela-
tion, overlooking the possibility of skew on the build rela-
tion. Wang et al. [78] proposed load balancing aggregation
algorithms for NUMA systems. Similarly to [45], they use
a single global hash table, and they only allow inter-socket
task stealing when all tasks assigned to a particular socket
have been completed. Researchers have also investigated
data partitioning in the context of NUMA-aware in-memory
storage [39, 56]. Psaroudakis et al. [60] developed techniques
for adaptive data placement and work-stealing to fix imbal-
ance in resource utilization. Our work is orthogonal to these
approaches and they can benefit from using the application-
agnostic strategies that we suggest.
6. CONCLUSION
In this work, we have provided empirical evidence and
analysis to support the importance of using application-
agnostic strategies to speedup data analytics workloads on
NUMA machines. Our experiments on five analytics work-
loads have shown that it is possible to obtain significant
speedups by utilizing these strategies. We also observed that
current operating system default configurations are gener-
ally sub-optimal for in-memory data analytics. Our results,
surprisingly, indicate that operating system features, such
as AutoNUMA and Transparent Hugepages, should be dis-
abled for data analytics workloads, regardless of the hard-
ware generation. Furthermore, a lack of thread affinitiza-
tion was shown to produce inconsistent results and severe
performance penalties, indicating possible shortcomings in
the default operating system behavior. We found that mem-
ory page interleaving generally provided the fastest runtimes
out of all the memory placement strategies. We used a mi-
crobenchmark to show that memory allocator scalability on
NUMA systems should be considered, and that this under-
appreciated topic is ripe for investigation. We then obtained
large speedups for our data analytics workloads by overrid-
ing the default dynamic memory allocator with alternatives,
such as tbbmalloc and jemalloc.
As our approach does not target a specific NUMA topol-
ogy, we have shown that our findings can be applied to sys-
tems with different architectures. As hardware architectures
continue to advance towards greater parallelism and greater
levels of memory access partitioning, we hope this work can
help practitioners address similar issues.
As our future work, we plan to delve deeper into memory
allocator fine-tuning, by tweaking the allocators themselves.
We would also like to study the new challenges and opportu-
nities presented by emerging hardware, such as multi-socket
multi-chip-module systems, which are going to create an
even larger hierarchy of memory access latencies. Lastly, we
are considering developing a tool that can automatically set
good system defaults (memory allocator, placement policy,
and schedulers) without requiring much tuning.
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